Abstract| Power dissipation in CMOS circuits is heavily dependent on the signal properties of the primary inputs. Due to uncertainties in speci cation of such properties, the average power should be speci ed between a maximum and a minimum possible value. Due to the complex nature of the problem, it is practically impossible to use traditional power estimation techniques to determine such bounds. In this paper, we present a novel approach to accurately estimate the maximum and minimum bounds for average power using a technique which calculates the sensitivities of average power dissipation to uncertainties in speci cation of primary input signal properties. The sensitivities are calculated using a novel statistical technique and can be obtained as a by-product of average power estimation using Monte Carlo based approaches. The signal properties are specied in terms of signal probability (probability of a signal being logic ONE) and signal activity (probability of signal switching). Results show that the maximum and minimum average power dissipation can vary widely if the primary input probabilities and activities are not speci ed accurately.
I. Introduction
T HE increasing use of portable computing and communication systems makes power dissipation a critical parameter to be minimized in circuit design 2], 13]. Therefore, power estimation tools are of critical importance.
Methods for estimation of power dissipation in combinational circuits include probabilistic and statistical techniques 11]. In the probabilistic approach 6], 7], 8] , 12] , the signals are usually modeled as stochastic processes where each signal has properties such as signal probability (probability of a signal being logic ONE) and activity (probability of signal switching). A single symbolic simulation run determines the internal node signal probabilities and activities by propagating the input property information through the circuit. In order to accurately estimate average power dissipation, spatio-temporal correlations among signals have to be taken into considera- dence levels and errors that can be tolerated. In 5] the authors have considered the e ect of process variations on dynamic power and in particular on spurious transitions.
The techniques mentioned above can be used to accurately estimate power dissipation provided exact signal probabilities and activities of primary inputs are known. However, accurate signal probability or activity values for primary inputs may not often be available. Since power dissipation strongly depends on the input signal properties, uncertainties in speci cations of input signal properties make the estimation process di cult. In fact, average power dissipation of a circuit should be represented as a range given by Power min ; Power max ]. Traditional power estimation techniques cannot deal with the complexity of the problem since it is practically impossible to try all ranges of signal properties to estimate the minimumand maximum average power dissipation when the number of primary inputs is large. Let us consider a small benchmark circuit C432 with 36 primary inputs as an example. It takes 2.3 seconds of CPU time (SPARC 5) to do one symbolic simulation 3] . If the activity of each primary input varies from a minimum to a maximum possible value, there are 2 36 activity combinations. In order to obtain bounds for minimumand maximumaverage power, all 2 36 possibilities have to be exhausted. This will take 2:3 2 36 seconds (more than 5,000 years) of CPU time. If we use a Monte Carlo based method to simulate the circuits, it will take an even longer time. In this paper we present a novel approach: Power Sensitivity Method to accurately estimate the maximum and minimum bounds for average power dissipation. The sensitivities are calculated using an e cient statistical technique, the details of which are given in section III.
The rest of this paper is organized as follows. The formal de nitions of power sensitivity to primary input properties are introduced in Section II. Section III describes a novel statistical technique to estimate power sensitivities as a by-product of average power estimation. The Power Sensitivity Method to obtain the maximum and minimum bounds for average power dissipation is proposed in section IV. Implementation details and experimental results for ISCAS and MCNC benchmark circuits are given in Section V. Finally, conclusions are reached in Section VI.
II. Preliminaries
A. Signal Probability and Activity
The primary inputs of a circuit are modeled to be mutually independent strict-sense-stationary (SSS) meanergodic 1-0 processes 12]. Under this assumption, the probability of the primary input node i to assume logic ONE, P(i(t)), becomes constant and independent of time and is denoted by P i , the equilibrium signal probability of node i. P i is the average fraction of clock cycles in which the equilibrium value of node i is logic ONE.
The activity A i is de ned as the average number of switching events per unit time. If we assume that all primary inputs to the circuits under consideration switch only at the leading edge of the clock and that the circuits are delay-free, we can de ne normalized activity, denoted by a i , as A i =f, where f is the clock frequency.
B. Power Dissipation in CMOS Logic Circuits
In CMOS circuits, power dissipation is mainly due to three sources { switching current, short-circuit current, and leakage current. Among these three, the switching power is the most dominant in current day technology. Thus the average power for a CMOS circuit can be approximated by
where V dd is the supply voltage, A j is the activity at node j, and C j is the node capacitance.
For each node of a circuit, A j is proportional to the normalized activity a j . C j is approximately proportional to the fanout at node j. So we can de ne the normalized power dissipation measure as: = X j2all nodes f anout (j) a j (2) where f anout (j) is the fanout number at node j.
C. Power Sensitivity
Since power dissipation in CMOS circuits is heavily dependent on the signal properties of the primary inputs, both primary input probability and activity variations can result in uncertainties in the estimation of power dissipation. To measure this e ect we de ne power sensitivity to primary input activity S ai and power sensitivity to primary input probability S Pi as follows:
where a i and P i are the activity and probability of primary input i, respectively. Power avg is proportional to normalized power dissipation measure . Therefore, we can de ne normalized power sensitivity to primary input activity ai and normalized power sensitivity to primary input probability Pi in terms of as follows:
where a j is the activity of each internal node and primary output.
D. Estimation of Signal Activity Considering Temporal Correlations
For signal i, i(t ? T)i(t) = 1 and i(t ? T) i(t) = 1 signify that i does not switch at time t while i(t ? T) i(t) = 1 and i(t ? T)i(t) = 1 signify that i has a transition from ONE to ZERO and from ZERO to ONE, respectively. T is clock cycle. Therefore, we can derive, P(i(t ? T)) = P(i(t ? T)i(t)) + P(i(t ? T) i(t)) (7) P(i(t)) = P(i(t ? T)i(t)) + P( i(t ? T)i(t)) (8) P(i(t)) is a constant with respect to time since i is SSS. Hence, we have P(i(t ? T)) = P(i(t)) = P i (9) P( i(t ? T)) = P( i(t)) = P( i) = 1 ? P i (10) Equating equations (7) and (8), we obtain
Since i(t ? T)i(t) + i(t ? T)i(t) = i(t), it follows that P i = P(i(t)) = P(i(t ? T)i(t) + i(t ? T)i(t)) = P(i(t ? T)i(t)) + P( i(t ? T)i(t)): Hence,
Therefore, in general, if temporal correlation among signals are considered, P(i(t ? T)i(t)) 6 = P(i(t ? T))P(i(t)). III. Efficient Statistical Technique to Estimate Power Sensitivity (STEPS) A naive approach to estimate power sensitivity would be to simulate a circuit to obtain the average power dissipation based on nominal values of primary input signal probabilities and activities. Then assign a small property variation to only one primary input and re-simulate the circuit. After all the primary inputs have been exhausted, power sensitivity can be obtained using Power i = i , where i can be P i or a i . This naive method can easily be implemented. However, it involves n + 1 times of power estimation. If the number of primary inputs is large, this method can be computationally expensive. Therefore, the naive simulation method is impractical for large circuits with a large number of primary inputs. A practical symbolic method was proposed in 3]. However, to apply this approach to large circuits, circuit partitioning is required which can introduce error. In this section we present an efcient technique (STEPS) to estimate power sensitivities as a by-product of statistical power estimation using a Monte Carlo based approach. Let us rst review the Monte Carlo based approach to estimate average power dissipation in CMOS combinational circuits.
A. Average Power Estimation using Monte Carlo Technique
The basic idea of Monte-Carlo based statistical method to estimate power dissipation is to simulate a circuit with random patterns applied to primary inputs. Stopping criterion is used to determine when node activity estimations have converged to its correct value 1], 15].
We can use random number generators to generate input patterns conforming to the given probabilities and activities. During a given period of duration T D (clock cycles), we count the number of transitions at each node n 1 and call the value n 1 =T D a random sample. T D denotes the sample length. The process is repeated K times in order to obtain K independent samples, a j = n j =T D ; j = 1 K: A di erent seed is used each time for the random number generator. The sample mean is de ned as a = ( P n j=1 a j )=K. For large K, a will approach the expected value of a (lim TD!1 n TD =T D ), denoted as a, since the signal at each node is mean-ergodic. n TD is the number of transitions in the time interval (?T D =2; T D =2]. Similarly, for large K the sample standard deviation s will approach the true standard deviation . Furthermore, according to the Central Limit Theorem 14] a is a random variable with mean a and has a distribution approaching the normal distribution if K is large (typically 30). Likewise s= p K. It has been shown in 1] that for (1 ? ) 100% con dence the following inequality holds:
where z =2 is a speci c value such that the area under the standard normal distribution from z =2 to 1 is =2. In section III-A we noted that the Monte Carlo based power estimation determines the node activities simulated by a sequence of primary input vectors. Let us consider the case for which such techniques can be used to estimate power sensitivities 4].
A multilevel logic circuit can be described by a set of completely speci ed Boolean functions. Each Boolean function f maps primary input vector to an internal or primary output signal. The activity of an internal node or primary output j can be obtained as follows, The superscripts denote time and T is the clock cycle. Therefore, the statistics of internal and primary output signals are completely determined by logic transitions at primary inputs. The instantaneous power dissipation of a circuit is completely determined by two consecutive input vectors. Now, the expected value of average power can be expressed as follows:
The power consumption in every clock cycle is a random variable and is denoted as Pwr. Power(V 0 V T ) represents the power consumption due to the pair of input vectors V 0 and V T . For a particular pair of consecutive vectors, Power(V 0 V T ) is independent of the probability and activity values of primary inputs. The probability of having consecutive input vectors V 0 followed by V T is represented by P(V 0 V T ). Therefore, power sensitivity can be expressed as follows:
All the primary inputs are assumed to be spatially independent.
Therefore, we have P(V 0 
As mentioned earlier, statistical techniques to estimate average power calculate the instantaneous power Pwr. Multiplying Pwr by a factor @ln(P(I 0 i I T i ))=@ i , we obtain a sample of power sensitivity. Therefore, power sensitivity can be estimated simultaneously with average power. The only expression left to be evaluated is @ln(P (I . Each of the expressions can be expressed in terms of probability and activity (P i and a i ) by equations (11), (12) , and (13) (note that i(t?T) and i(t) are replaced by i 0 and i T , respectively). Therefore, @ln(P(I 0 i I T i ))=@a i can be calculated as follows: @ln(P(i 0 i T )) @a i = Traditional power estimation techniques require exact values of primary input signal probability and activity. In general, accurate primary input properties may not be available. Since power dissipation heavily depends on the input signal properties, uncertain primary input properties in turn result in uncertain average power dissipation. Therefore, average power should be represented by a range given by the maximum and minimum values. However, traditional power estimation methods cannot handle the complexity of such estimation. It is practically impossible to exhaust all the 2 n (n is the primary input number) combinations of primary input speci cations to obtain the Power sensitivity technique to obtain bound average power minimum and maximum bounds. Our method which calculates power sensitivities to primary input properties, on the other hand, can deal with this complexity e ciently. Section III shows that STEPS can estimate power sensitivity as a by-product of average power estimation with nominal values of signal probability and activity. Hence, the minimum and maximum average power of a circuit can easily be computed as follows: 
avg is the average normalized power dissipation measure. It can be estimated during the average power estimation process using STEPS with nominal values of primary input signal properties. ai is the power sensitivity to activity a i of primary input i. a i is the activity variation. It should be noted that since the statistical techniques to estimate power can handle di erent delay models for logic gates, STEPS can also handle di erent delay models and includes spurious transitions in its analysis. Figure 1 gives the ow of the power sensitivity technique to obtain minimum and maximum average power dissipation. We have implemented the power sensitivity method to estimate minimum and maximum average power dissipation considering uncertain primary input properties. All the primary inputs are assumed to have probability and activity values (nominal) of 0:5 and 0:26, respectively.
A. Results for Power Sensitivities
Some results of using the naive long run simulation method to obtain power sensitivity are shown in Figures 2  and 4 , where the y-axes represent power sensitivity to primary input activity and x-axes represent primary inputs. Sample number used in this experiment was 3000 while an activity variation of 0:05 was assumed for all the inputs. The results obtained by STEPS are shown in Figures 3  and 5 . Results indicate that for some circuits power dissipation is much more sensitive to some primary inputs than others. A small activity variation of such highly sensitive primary inputs will result in a dramatic change of the average power. Consider circuit i6. The power sensitivities to activities of the 1st, 2nd, 60th, and 124th primary input (corresponding to primary input number 0, 1, 59, and 123 respectively in Figure 4 ) are 237, 276, 133, and 30 respectively. The power sensitivity to the activity of each of the other primary inputs is less than 4. If the activities of the 1st and 2nd primary input have a variation of 0:05, the power dissipation may change by 30%. Therefore, for power conscious designs, those sensitive primary inputs have to be accurately speci ed for accurate estimation of average power. For some circuits, the di erence among power sensitivities to di erent primary inputs is really small, showing that the activity variation of di erent primary inputs may have almost the same e ect on average power dissipation.
The long run simulation method (naive technique described in section IV) is used as a gure of merit for STEPS. To compare the results obtained by simulation with those obtained by STEPS, we compute the percentage di erence Table I . The CPU time is also shown for a SPARC 5 workstation. Since the long run simulation method repeats the estimation procedure n + 1 times (n is the number of primary inputs), execution time may be unacceptably long for large n. Let us consider circuit C7552. It takes approximately 4093 seconds of CPU time to complete one simulation run. The circuit has 207 primary inputs. It would take approximately 8:5 10 5 seconds (9.8 days) of CPU time to obtain power sensitivities. Circuits with prohibitively long execution time are identi ed by dashes in the \SIM" and \Di %" columns of table I. \Di %" represents percent di erence between the results obtained by simulation and STEPS. STEPS can estimate power sensitivity simultaneously with average power, and hence, it can be several orders of magnitude faster than the naive simulation based approach. Consider circuit i10. It takes 290744 seconds of CPU time to obtain power sensitivity to each primary input using naive method while it takes only 1313 seconds of CPU time using STEPS, which is more than 220 times faster.
It should be noted that we do not assume any delay models in deriving equation (22) . Therefore, STEPS can handle di erent delay models for logic gates. Figure 7 shows the power sensitivities obtained using STEPS with unit delay model. Due to the delay of each logic gate, paths arriving at any internal gate may have di erent propagation delays. The delay mismatch of di erent paths can cause spurious transitions. This in turn increases power dissipation (see section V-B) and power sensitivities. Consider the third primary input (corresponding to primary input number 2 in Figures 6 and 7) . With zero-delay model, power sensitivity to the activity of this primary input is 212. With unit delay model, the value changes to 468 which is more than twice as large as the zero-delay case. Another interesting result is that the relative values of power sensitivities to di erent primary inputs may change when considering non-zero delay. For circuit C3540, with zero-delay model, the average power is more sensitive to the third primary input than any others (see Figures 6) . However, with unit delay, the most sensitive primary input changes to the rst one instead of the third (see Figure 7) .
B. Results for Minimum and Maximum Power
After obtaining power sensitivities, we use equations (31) and (32) to compute the minimum and maximum average power for each simulated circuit. For simplicity, all primary inputs are assumed to have the same activity varia- tion of 0:05. Also for simplicity, we assume that there is no probability variation for each primary input. However, our method is not limited to such assumptions. Results of the minimum and maximum average power based on zero-delay model are shown in Figures 8 and 10 . Results indicate that for some circuits minimum and maximum average power can vary widely if uncertain speci cations of primary inputs exist. Consider circuit i2: maximum average power dissipation is 79 units, which is about 46% greater than minimum average power which is 53 units.
As mentioned in section V-A, STEPS can handle di erent delay models for logic gates. Figures 9 and 11 show the minimum and maximum bounds for average power dissipation obtained using unit delay model. The delay mismatch of di erent paths can cause spurious transitions, making power dissipation increase. Let us consider circuit C6288. With zero-delay model, the minimum and maximum average power are 1484 units and 1710 units, respectively. However, using unit-delay model, the minimum and maximum bounds change to 38881 and 47574, respec- tively. They are 20 times greater than those obtained using zero-delay model. The minimum and maximum bounds of average power dissipation obtained using unit delay model are shown in Figures 9 and 11 . For clarity, we have included table II to show the exact values of minimum and maximum average power. \MIN" and \MAX" stand for minimum and maximum average power while \%" denotes the percent di erence.
VI. Conclusions
In this paper we have considered an accurate technique to estimate sensitivities of power dissipation to uncertainties in speci cation of signal properties of primary inputs. The sensitivities can be obtained as a by-product of the statistical power estimation technique, and hence, di erent delay models can be easily incorporated. Based on the sensitivity values, minimum and maximum average power can be easily estimated. Our results on ISCAS and MCNC benchmark circuits indicate that for some circuits power dissipation can be very sensitive to some primary inputs. A small variation in speci cation of such sensitive inputs can cause power dissipation to change drastically. Results on minimum and maximum average power show that such bounds can vary widely if the primary input probabilities and activities are not speci ed accurately.
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